Viz R.
-
Cadence Reality’s AI Surrogates: Revolutionizing AI Factory Infrastructure Management
Key Insights: AI factories require a dynamic shift from traditional, static capacity planning to continuous, real-time optimization via digital twins. Physics-trained AI surrogate models provide rapid, accurate insights by embedding sophisticated CFD capabilities into AI infrastructure management. The Cadence Reality Digital Twin Platform fosters a seamless integration of AI and simulation, optimizing facility decisions with
-
Synopsys and NVIDIA: Revolutionizing AI-Driven Engineering and Design Innovation
Key Insights Synopsys collaborates with NVIDIA to harness AI and accelerated computing for advanced engineering solutions. GPU acceleration through NVIDIA is significantly enhancing simulation speed and decreasing costs across industries. Synopsys’ AgentEngineer™ leverages NVIDIA’s technologies to redefine electronic design automation in the AI era. Applied Materials and Honda report major performance gains using Synopsys and
-
Synopsys and TSMC Unleash Groundbreaking AI Innovations with Next-Gen Silicon Technologies
Key Insights Synopsys and TSMC are pioneering AI systems through silicon-proven IP and certified EDA flows. The partnership has achieved groundbreaking technological milestones in silicon technology. Enhanced 3DFabric technologies have been unveiled, providing comprehensive integration for complex designs. Artificial intelligence features significantly in their solutions, boosting productivity and accelerating system time-to-market. The strategic expansion of
-
Autonomous Frontier: Cadence Unveils AI Super Agents Revolutionizing Chip Design
Key Insights: Cadence’s AI Super Agents are set to revolutionize chip design by automating end-to-end processes. The AgentStack head agent integrates and orchestrates multiple AI Super Agents for efficient design workflows. AI-driven methodologies facilitate faster and more reliable design, verification, and implementation compared to manual processes. Customizable mental models and native skills assist in aligning
-
Revolutionizing Engineering with Cadence and NVIDIA’s Agentic AI Collaboration
Insights: At CadenceLIVE Silicon Valley 2026, Cadence announced an expanded partnership with NVIDIA aimed at transforming engineering productivity through the fusion of agentic AI, physics-based simulation, and digital twin technology. This collaboration targets faster and more efficient semiconductor design, physical AI systems, and hyperscale AI factories by integrating Cadence’s AI-driven EDA tools with NVIDIA’s CUDA-X
-
TSMC Unveils A13 Process: Next-Gen AI and HPC Silicon Innovation
Insights: TSMC has unveiled its latest semiconductor process technology, the A13 node, at the 2026 North America Technology Symposium held in Santa Clara, California. This new process is a direct shrink of the previously announced A14 node, delivering a 6% reduction in chip area, which translates to more compact and efficient designs. These improvements primarily
-
Cadence and Google Team Up to Supercharge AI-Driven Chip Design with ChipStack on Google Cloud
Cadence and Google have announced a strategic collaboration to bring the ChipStack AI Super Agent — powered by Google’s Gemini models — to Google Cloud. Promising up to 10X productivity gains across chip design and verification workflows, this cloud-native, agent-driven platform could set a new benchmark for intelligent semiconductor design automation.
-
Event: OCP Leading the Future of AI: Innovations at the 2025 OCP Global Summit
2025 OCP Global Summit San Jose, California October 13–16, 2025 Registration: https://www.opencompute.org/summit/global-summit/registration
-
Cadence and TSMC Forge AI Chip Design Breakthroughs
Insights: Cadence and TSMC advance AI and HPC chip design with AI-driven automation and IP. Support for TSMC’s latest process nodes including N3, N2, A16, and upcoming A14 PDK. Enhanced 3D-IC design productivity enabled by Cadence solutions integrated with TSMC’s 3DFabric. New silicon-proven IP such as HBM4, LPDDR6/5X, PCIe 7.0, and Universal Chiplet Interconnect for